This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILI	ING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/816,933	/816,933 03/23/2001		Christian Siemers	GR 98 P 8110 P	6157
24131	7590	08/17/2004		EXAMINER	
LERNER AN	ND GREI	ENBERG, PA	SIDDIQI, MOHAMMAD A		
P O BOX 2480 HOLLYWOOD, FL 33022-2480				ART UNIT	PAPER NUMBER
HULLI WOOD, FL 33022-2460				2154	

DATE MAILED: 08/17/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
Office Antique Comment	09/816,933	SIEMERS, CHRISTIAN					
Office Action Summary	Examiner	Art Unit					
	Mohammad A Siddiqi	2154					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
1) Responsive to communication(s) filed on 23 Ju	ne 2004.						
<u> </u>							
3) Since this application is in condition for allowan	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4) Claim(s) 1-78 is/are pending in the application. 4a) Of the above claim(s) 39-76 is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-38,77 and 78 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement.							
Application Papers							
9) The specification is objected to by the Examiner.							
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)							
Paper No(s)/Mail Date 6) U Other:							

Art Unit: 2154

DETAILED ACTION

1. Claims 1- 78 are presented for examination. Claims 39-76 are withdrawn from examination.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.
- 3. Claims 1-7, 10-11, 13-26, 29-30, 32-38, 77 and 78 are rejected under 35 U.S.C. 102(e) as being anticipated by Moore et al. (6,598,148) (hereinafter Moore).
- 4. As per claim 1, Moore discloses a program-controlled unit (see abstract), comprising: an intelligent core configured to process instructions to be executed (abstract);

Art Unit: 2154

a plurality of units selected from the group consisting of internal peripheral units disposed inside the program-controlled unit (fig 1-8, abstract, col 4, lines 1-30), external peripheral units exterior to the program-controlled unit (fig 1-8, abstract, col 4, col 6, lines 26-48, lines 1-30, col 8, lines 1-47), and one or more memory devices (fig 1-8, abstract, col 4, lines 1-45, col 6, lines 26-48, lines 1-30, col 8, lines 1-61); and

a structurable hardware unit selectively forming an application-specifically configurable intelligent interface for respectively connecting said intelligent core (fig 1-8, abstract, col 13, lines 1-10) and said units (fig 1-8, abstract, col 13, lines 1-10, col 4, col 6, lines 26-48, lines 1-30, col 8, lines 1-61), including an interface connection between said intelligent core and said internal peripheral units (fig 1-8, abstract, col 4, lines 1-30), between said intelligent core and said external peripheral units(fig 1-8, abstract, col 13, lines 1-10, col 4, col 6, lines 26-48, lines 1-30, col 8, lines 1-61), between said intelligent core and said memory devices (fig 1-8, abstract, col 13, lines 1-10, col 4, col 6, lines 26-48, lines 1-30, col 8, lines 1-10, col 4, col 6, lines 26-48, lines 1-30, col 8, lines 1-10, col 4, col 6, lines 26-48, lines 1-30, col 8, lines 1-10, col 4, col 6, lines

said structurable hardware unit (abstract, fig 1-8, col 4, lines 1-11) having direct connections and configurable data paths and data linkage paths

Art Unit: 2154

between devices to be connected by said structurable hardware (abstract, fig 1-8, col 3, lines 49-67, col 4, lines 1-47).

- 5. As per claims 2 and 21, Moore discloses the structurable hardware unit is disposed in circuit terms between said intelligent core and said plurality of units (fig 1-8, abstract, col 13, lines 1-10, col 4, col 6, lines 26-48, lines 1-30, col 8, lines 1-61).
- 6. As per claims 3 and 22, Moore discloses the structurable hardware unit is connected to a multiplicity of potential data and signal sources and data and signal destinations (fig 4, col 21-32), and wherein a plurality of multiplexers are connected to said structurable hardware unit for selecting current data and signal sources and current data and signal destinations (fig 4 and 12, col 4, lines 21-32).
- 7. As per claims 4 and 23, Moore discloses the data and signal sources and the data and signal destinations comprise units selected from the group of units consisting of said intelligent core, said peripheral units, said memory devices and portions of said structurable hardware unit (fig 1-12, abstract, col 4, lines 21-32, col 12, lines 6-45).

Art Unit: 2154

8. As per claims 5 and 24, Moore discloses a structuring of said structurable hardware unit selectively results in an alteration of given data paths and in a configuration of logic elements (idle, col 5, lines 15-20).

- 9. As per claims 6 and 25, Moore discloses a said logic block unit enables devices to be connected via said structurable hardware unit to cooperate as desired (fig 1-8, abstract, col 13, lines 1-10, col 4, col 6, lines 26-48, lines 1-30, col 8, lines 1-61).
- 10. As per claims 7 and 26, Moore discloses the clock generation unit and said logic block unit each contain configurable elements (col 8, lines 1-5, col 14, lines 37-38).
- 11. As per claims 10 and 29, Moore discloses the logic block unit comprises at least one logic block subdivided at least partly into individually configurable sub-blocks with predetermined tasks (abstract, fig 1-12, col 9, lines 51-53, col 10, lines 1-10).
- 12. As per claims 11 and 30, Moore discloses one of sub-blocks is configured as a processing device enabled for one of arithmetic and logical processing of data input to said sub-block (col 4, lines 1-11).

Art Unit: 2154

13. As per claims 13 and 32, Moore discloses one of sub-blocks is configured as an address calculation device for calculating source and destination addresses (fig 1-8, abstract, col 13, lines 1-10, col 4, col 6, lines 26-48, lines 1-30, col 8, lines 1-61).

Page 6

- 14. As per claims 14 and 33, Moore discloses one of sub-blocks is configured as an instruction injection device for injecting instructions into an instruction pipeline of said intelligent core (col 17, lines 15-47).
- 15. As per claims 15 and 34, Moore discloses the structurable hardware unit is configurable with devices selected from the group consisting of fuses and anti-fuses (fig 6, EPROM).
- 16. As per claims 16 and 35, Moore discloses the structurable hardware unit is reversibly configurable (abstract, col 17, lines 2-5,).
- 17. As per claims 17 and 36, Moore discloses the structurable hardware unit is configurable based on data representing a desired configuration, and the data are stored in memory devices insertible into a memory or I/O area

Art Unit: 2154

which is addressible by said intelligent core (fig 1-8, abstract, col 4, lines 1-61).

- 18. As per claims 18 and 37, Moore discloses a configuration of structurable hardware unit is enabled only at predetermined times (fig 1-8, abstract, col 4, lines 1-61).
- 19. As per claims 19 and 38, Moore discloses the program-controlled configuration of structurable hardware unit is enabled at any time (fig 1-8, abstract, col 4, lines 1-61)
- 20. As per claim 20, Moore discloses comprising: A program-controlled unit (abstract),

an intelligent core having an instruction processing instructions to be executed (fig 1-8, abstract, col 4, lines 1-45, col 6, lines 26-48, lines 1-30, col 8, lines 1-61);

pipeline and a plurality of units selected from the group consisting of internal peripheral units disposed inside the program-controlled unit, external peripheral units exterior to the program-controlled unit, and one or more memory devices (fig 1-8, abstract, col 4, lines 1-45, col 6, lines 26-48, lines 1-30, col 8, lines 1-61); and

Page 8

Art Unit: 2154

a structurable hardware unit selectively forming an application-specifically configurable intelligent interface for respectively connecting said intelligent core and said units, including an interface connection between said intelligent core and said internal peripheral units (fig 1-8, abstract, col 4, lines 1-45, col 6, lines 26-48, lines 1-30, col 8, lines 1-61), between said intelligent core and said external peripheral units, between said intelligent core and said memory devices, and between said plurality of units(fig 1-8, abstract, col 4, lines 1-45, col 6, lines 26-48, lines 1-30, col 8, lines 1-61); and

said structurable hardware unit including a clock generation unit (col 17, lines 15-47) generating a clock signal and a logic block unit connected to receive the clock signal (fig 1-8, abstract, col 4, lines 1-45, col 6, lines 26-48, lines 1-30, col 8, lines 1-61, col 17, lines 15-47).

21. As per claim 77, Moore discloses the program-controlled unit according to Claim wherein said structurable hardware unit is configured f to said memory devices independently of said or access intelligent core and for evaluating and processing data and signals received thereby, said structurable hardware unit including a clock generation unit generating a clock signal and a logic block unit connected to receive the clock signal (abstract, col 8, lines 1-5, col 14, lines 37-38).

Art Unit: 2154

22. As per claim 78, Moore discloses connections and configurable data paths and data linkage paths between devices to be connected by The program-controlled unit according to wherein said structurable hardware unit has direct said structurable hardware unit (fig 1-8, abstract, col 4, lines 1-45, col 6, lines 26-48, lines 1-30, col 8, lines 1-61), and said structurable hardware unit is configured for access to said memory devices independently of said intelligent core and for injecting instructions into said instruction pipeline of said intelligent core (abstract, col 17, lines 15-47).

Page 9

Claim Rejections - 35 USC § 103

- 23. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 24. Claims 8, 9, 12, 27, 28, and 31 rejected under 35 U.S.C. 103(a) as being unpatentable over Moore et al. (6,598,148) (hereinafter Moore) in view of Takahashi et al. (5,825,878) (hereinafter Takahashi).

Page 10

Art Unit: 2154

25. As per claims 8 and 27, Moore discloses the clock generation unit is formed at least in part by a device selected from the group consisting of a DNF logic configuration, an array, a multiplexer-based logic variant, and a structurable logic configuration (fig 4 and 12, col 29, lines 30-50, col 12, lines 19-40).

Moore is silent about NAND.

However, Takahashi discloses NAND (fig 6, col 10, lines 36-38). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine Takahashi with Moore because it would provide a high performance microprocessor that can be directly connected to memory controller.

26. As per claims 9 and 28, Moore discloses the logic block unit is formed at least in part by a device selected from the group consisting of a DNF logic configuration, an array, a multiplexer-based logic variant, and a structurable logic configuration (fig 4 and 12, col 29, lines 30-50, col 12, lines 19-40). Moore is silent about NAND.

However, Takahashi discloses NAND (fig 6, col 10, lines 36-38). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine Takahashi with Moore because it would

Art Unit: 2154

provide a high performance microprocessor that can be directly connected to memory controller.

27. As per claims 12 and 31, Moore discloses one of sub-blocks is configured as a state machine for central sequence control. However, Takahashi discloses one of sub-blocks is configured as a state machine for central sequence control (fig 4, col 6, lines 52-55). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine Takahashi with Moore because it would provide a high performance microprocessor that can be directly connected to memory controller.

Response to Arguments

- 28. Applicant's arguments with respect to claims 1-39 have been considered but are moot in view of the new ground(s) of rejection.
- 29. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mohammad A Siddigi whose

Art Unit: 2154

telephone number is (703) 305-0353. The examiner can normally be reached on Monday - Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John A Follansbee can be reached on (703) 305-8498. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MAS

JOHN FOLLANSBEE
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100